UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 . www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/604,059	06/24/2003	Charles N. Perez	BUR920030032US1	1058		
28211	7590 04/25/2	007 ·	EXAMINER			
FREDERICK V Gibb & Rahma	n, LLC		DOAN, N	DOAN, NGHIA M		
2568-A RIVA ROAD SUITE 304 ANNAPOLIS, MD 21401			ART UNIT	PAPER NUMBER		
			2825			
			MAIL DATE	DELIVERY MODE		
		•				
	•		04/25/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)
10/604,059	PEREZ ET AL.
Examiner	Art Unit
Nghia M. Doan	2825

	Nghia M. Doan	2825	
The MAILING DATE of this communication appear	ars on the cover sheet with the c	orrespondence add	ress
THE REPLY FILED 19 April 2007 FAILS TO PLACE THIS APPL	LICATION IN CONDITION FOR AL	LOWANCE.	
1. The reply was filed after a final rejection, but prior to or on this application, applicant must timely file one of the follow places the application in condition for allowance; (2) a Not a Request for Continued Examination (RCE) in compliance time periods:	ving replies: (1) an amendment, aff tice of Appeal (with appeal fee) in c e with 37 CFR 1.114. The reply mu	idavit, or other evider compliance with 37 C	rce, which FR 41.31; or (3)
a) The period for reply expiresmonths from the mailing			
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or (ater than SIX MONTHS from the mailing	g date of the final rejecti	on.
TWO MONTHS OF THE FINAL REJECTION. See MPEP 70	• •		
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ext under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the s set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount hortened statutory period for reply origing than three months after the mailing da	of the fee. The appropr inally set in the final Offi	ate extension fee ce action; or (2) as
 The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter a Notice of Appeal has been filed, any reply must be filed AMENDMENTS 	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of th	
3. The proposed amendment(s) filed after a final rejection, to	but prior to the date of filing a brief	will not be entered b	ecalise
 (a) They raise new issues that would require further cor (b) They raise the issue of new matter (see NOTE below (c) They are not deemed to place the application in bet appeal; and/or 	nsideration and/or search (see NO w); ter form for appeal by materially re	TE below); ducing or simplifying	
(d) They present additional claims without canceling a	corresponding number of finally rej	ected claims.	
NOTE: (See 37 CFR 1.116 and 41.33(a)).			(DTOL 004)
4. The amendments are not in compliance with 37 CFR 1.12		mpliant Amendment	(PTOL-324).
 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) would be all 		timalu filad amandma	at conceling the
 Newly proposed or amended claim(s) would be all non-allowable claim(s). 	lowable il submitted ili a separate,	unlely liled amending	ent canceling the
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is provided that the status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1,5,13,17,25,29,30,33,35,36,38,39,42 and the status of the claim(s).	vided below or appended.	ll be entered and an e	explanation of
Claim(s) withdrawn from consideration:	<u> </u>		
AFFIDAVIT OR OTHER EVIDENCE			
8. The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appe y and was not earlier presented. S	al and/or appellant fa ee 37 CFR 41.33(d)(ils to provide a 1).
10. ☐ The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER			
 The request for reconsideration has been considered bu <u>See Continuation Sheet.</u> 	,	n condition for allowa	nce because:
12. Note the attached Information Disclosure Statement(s).	(PTO/SB/08) Paper No(s).		
13. Other:			

Continuation of 11. does NOT place the application in condition for allowance because: Applicant's arguments filed on 04/19/2007 have been fully considered but they are not persuasive. As the following reason below:

Applicant(s) state(s) "Ker does not disclose displaying logic device and the guard ring symbolically and schematically in a single display". Examiner respectfully disagree as the following:

Applicant emphasis that FIG. 14, of Applicant disclosure, item 140 displays logic devices and a guard ring both symblically and schematically in a single display. As similarly, Fig. 4(a) and 4(b) disclosed by Ker that simplify displaying the top-level design as symbolically and schematically of guard rings and the instance circuit cell in a single display as the master layout views (see Fig. 4(a) and 4(b) and section 2, guard ring automation, also including figs. 5-6)

Applicant(s) state(s) "nothing within Ker discloses a hierarchical integrated circuit design having a parameterized cell and a guard ring".

Examiner respectfully disagree as the following:

Ker, page 114, section 2.1 Instance and Mosaic, fig. 4(a) is display as single metal layer and fig. 4(b) has multiple metal layers, but forbidden VIA stack. Guard ring are formed by the p+ diffusion in p-substrate connected to VSS and n+ diffusion in n-well connected to VDD. As page 115 and fig. 5(a)-5(d) through fig. 6(a) and fig. 6(b) describe an addition guard ring is added under a specified power line, if the power line VDD and insert diffusion layer is an N+ diffusion with N-well substrate and if the power line VSS and insert diffusion layer is an P+ diffusion with P-well substrate. Moreover, one integrated circuit has at least two (2) basis metal layers or multiple metal layer, such as power (VDD) and ground (VSS) to obtain a hierarchical structure. Hence, Ker discloses a hierarchical integrated circuit design having a parameterized cell and a guard ring.

According to the evidences above, Ker discloses every limitations of the claim invention. Therefore, the claim rejection is sustained...

SUPERVISORY PATENT EXAMINER